?	ATTY. DOCKEY NO. 100665.0053US1	SERIAL NO.
(Use several sheets if necessary)	Jesse Pedigo, et al.	O S VED
APR 0 8 20002 \$	01/03/02	1700
A STAN STAN STAN STAN STAN STAN STAN STA		

U.S. PATENT DOCUMENTS

*EXAMINER INTIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILINO DATE IP APPROPRIATE
24	3,601,523	08/24/71	Through Hole Connectors	174	68.5	06/19/70
Yg	4,106,187	08/15/78	Curved Rigid Printed Circuit Boards	29	625	01/16/76
48	4,283,243	08/11/81	Use of Photosensitive Stratum to Create Through-Hole Connections in Circuit Boards	156	237	03/20/80
YS	4,360,570	11/23/82	Use of Photosensitive Stratum to Create Through-Hole Connections in Circuit Boards	428	596	06/15/81
49	4,622,239	11/11/86	Method and Apparatus for Dispensing Viscous Materials	427	96	02/18/86
YS	4,700,474	10/20/87	Apparatus and Method for Temporarily Sealing Holes in Printed Circuit Boards	29	846	11/26/86
43	4,777,721	10/18/88	Apparatus and Method for Temporarily Sealing Holes in Printed Circuit Boards Utilizing a Thermodeformable Material	29	846	10/15/87
7 S	4,783,247	11/8/88	Method and Manufacture for Electrically Insulating Base Material Used in Plated-Through Printed Circuit Panels	204	181.1	05/15/86
YS	4,884,337	12/05/89	Method for Temporarily Sealing Holes in Printed Circuit Boards Utilizing a Thermodeformable Material	29	846	10/15/87
43	4,954,313	09/04/90	Method and Apparatus for Filling High Density Vias	419	9	02/03/89
YS	4,964,948	10/23/90	Printed Circuit Board Through Hole Technique	156	659	11/13/89
YS	4,995,941	02/26/91	Method of Manufacture Interconnect Device	156	630	05/15/89
YS	5,053,921	10/01/91	Multilayer Interconnect Device and Method of Manufacture Thereof	361	386	10/23/90
28	·5,058,265	10/22/91	Method for Packaging a Board of Electronic Components	29	852	09/10/90
2 Y	5,117,069	05/26/92	Circuit Board Fabrication	174	261	09/28/90
YS	5,133,120	07/28/92	Method of Filling Conductive Material into Through Holes of Printed Wiring Board	29	852	03/15/91
YS	5,145,691	09/08/92	Apparatus for Packing Filler into Through-Holes or the Like in a Printed Circuit Board	425	110	03/22/91
YS	5,220,723	06/22/93	Process for Preparing Multi-Layer Printed Wiring Board	29	830	11/04/91
YS	5,274,916	01/04/94	Method of Manufacturing Ceramic Multilayer Electronic Component	29	848	12/17/92

ATTY. DOCKET NO.

100665.0053US1

APPLICANT

Jesse Pedigo, et al.

FILING DATE

12/20/01

TC

1700

(Use several sheets if necessary)

AFR 0 8 2002

U.S. PATENT DOCUMENTS

PEXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILINO DATE OF APPROPRIA
15	5,851,344	12/22/98	Ultrasonic Wave Assisted Contact Hole Filling	156	379.6	12/22/98
Y \$	5,906,042	05/25/99	Method and Structure to Interconnect Traces of Two Conductive Layers in a Printed Circuit Board	29	852	10/04/95
YS	5,925,414	07/20/99	Nozzle and Method for Extruding Conductive Paste into High Aspect Ratio Openings	427	282	07/20/99
YS	5,994,779	11/30/99	Semiconductor Fabrication Employing a Spacer Metallization Technique	257	773	05/02/97
45	6,000,129	12/14/99	Process for Manufacturing a Circuit with Filled Holes	29	852	03/12/98
48	6,009,620	01/04/00	Method of Making a Printed Circuit Board Having Filled Holes	29	852	07/15/98
YS.	6,079,100	06/27/00	Method of Making a Printed Circuit Board Having Filled Holes and Fill Member for Use Therewith	29	852	05/12/98
4 S.	6,090,474	07/18/00	Flowable Compositions and Use in Filling Vias and Plated Through-Holes	428	209	07/18/00
45	6,015,520	01/18/00	Method for Filling Holes in Printed Wiring Boards	264	104	05/15/97
YS	6,106,891	08/22/00	Via Fill Compositions for Direct Attach of Devices and Method for Applying Same	427	97	12/18/98
YS	6,138,350	10/31/00	Process for Manufacturing a Circuit Board with Filled Holes	29	852	02/25/98
2 \	6,149,857	11/21/00	Method of Making Films and Coatings Having Anisotropic Conductive Pathways Therein	264	429	12/22/98
YS	6,153,508	11/28/00	Multi-Layer Circuit Having a Via Matrix Interlayer Connection and Method for Fabricating the Same	438	622	02/19/98
γς	6,184,133	02/06/01	Method of Forming an Assembly Board with Insulator Filled Through Holes	438	667	02/18/00
Y S	6,261,501	07/17/01	Resin Sealing Method for A Semiconductor Device	264	272.15	01/22/99
45	6,276,055	08/21/01	Method and Apparatus for Forming Plugs in Vias of a Circuit Board Layer	29	852	09/24/98
YS	6,281,448	08/28/01	Printed Circuit Board and Electronic Components	174	260	08/10/99
18	6,282,782	09/04/01	Forming Plugs in Vias of Circuit Board Layers and Subassemblies	29	852	09/02/99
					 	ļ

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not

in conformance and not considered. Include copy of this form with next communication to applicant.

					ATTY, DOCKEY NO.		SERIAL NO.		
					100665.0053US1		10/039,942		
LIST OF R	REFER	ENCES CITED & BAP	LISANT		AFFLICANT				-
(Use severa	l sheets	if necessary)	1. A. C. M.		Jesse Pedigo, et al.		GROUP		
		,2 HUL.	2002 副		FERGUATE		GROUP		
		1 20H			January 3, 2002		1725		
		ALTENA V							
U.S. PATEN	T DOC						·		
- "EXAMINER INITIAL		DOCUMENT NUMBER	CATE		NAME	CLASS	\$60×35	FILING IF APPRI	3 DATE OPRIATE
45		5,277,854	01/11/94	Hunt		264	A CA	06/06	/91
15		5,451,721	09/19/95	Tsukada, et al.	•	40	2615	092	3
45		5,456,004	10/10/95	Swamy		29	862	01/04/94	
49		5,471,091	11/28/95	Pasch, et al.		257	752	08/26/91	
YS		5,532,516	07/02/96	Pasch, et al.		257	752	03/28/95	
YS		5,753,976	05/19/98	Harvey 257 774 06/			06/14/96		
FOREIGN P	ATENT	DOCUMENTS							
		DOCUMENT NUMBER	DATE		AALD ITTO	CLASS	SUBCLASS	TRANSLA	TION
		DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	YE8	ю
YS		WO 00/13474							
OTHER REF	EREN	CES (Including Author, Title,	Date, Pertinent	Pages, Etc.)					
EXAMINER	AMINER YULIY Sellen 16 DATE CONSIDERED 12/09/2004								
		(if reference considered, whe and not considered. Include			e with MPEP 609; Draw line thro	ugh citati	on if not		

٠,	
1	
1	

FOREIGN PATENT DOCUMENTS										
OIP	1,307	DOCUMENT NUMBER	DATE	COUNTRY	CI.	A23	SUBC	LASS	TRANSLA	NON NO
1.050 B		ED 0 104 247 A2					1		٧	
PES S	, R	EP 0 723 388 A1							V	
13TH	DEMA	EP 0 723 388 A1		Dro.					V	
43		GB 2 120 017 A		RECEIV APR 0 9 2002 TC 1700	E	D			V	
45		GB 2 341 347 A		NFR 0 9 2002					V	
YS		GB 2 246 912 A		1C 1700					\checkmark	
48		JP 04239193						1	٧	
78		JP 05275819					-	1	V	
45		JP 53-1048 5 7		•						V
Y \$		JP 54-139065								V
45		JP 62-277794								V
118		JP 62-287696								V
45		JP 03004595							V	
Y9		JP 04186792						\dagger	٧	
73		JP 07176871					-	1	V	
27		JP 08172265						1	V	
Y 9		JP 08191184						T	V	
43		JP 09321399							V	
118		JP 09083135							V	
Y 2		JP 10065339							V	
YS		JP 10256687		·					V	
		JP 11054909		·						
Y\$		JP 1173696					1		V	
45		JP 1236694			П			T		V
YS		JP 58011172			П			T	٧	
45		FR 2 684 836			П					V
	·		•	·		b.	•	1	•	'

•	OIPEVO		1
18	FR 2 714 567		V
NS	WO 86/06243		V
OTHER REFER	ENCES (Including Author, Title, Date Partitions Pages, Etc.)		
YS	Via Etching Process, February 1972	RECEIV	' -
YS	Multilayer Printed Circuit Board Connections, April 1996	APR 0 0 2002	ED
YS	Process for Forming Copper Clad Vias, August 1989	TC 1700	
EXAMINER	Yuriy Seeeele	DATE CONSIDERED 02/25/208	25
	nitial if reference considered, whether or not citation is in conformar te and not considered. Include copy of this form with next commun		st .